## PATENT COOPERATION TREATY

# **PCT**

### INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY

(Chapter I of the Patent Cooperation Treaty)

(PCT Rule 44bis)

Applio SLFA	cant's or agent's :	file reference	FOR FURTHER A	CTION	See item 4 below	
International application No. PCT/US2023/066525		on No. 5	International filing date (day/m 02 May 2023 (02.05.2023)	onth/year)	Priority date (day/month/year) 11 May 2022 (11.05.2022)	
	ational Patent Cla elevant informa		C) or national classification and PCT/ISA/237	IPC		
Applio RAMI	cant REZ, Juan Pab	olo				
l						
1.	1. This international preliminary report on patentability (Chapter I) is issued by the International Bureau on behalf of the International Searching Authority under Rule 44 <i>bis</i> .1(a).					
2.	This REPORT	consists of a tot	al of 4 sheets, including this cov	ver sheet.		
	In the attached sheets, any reference to the written opinion of the International Searching Authority should be read as a reference					
	to the internation	onal preliminary	report on patentability (Chapte	r I) instead.		
3. This report contains indications relating to the following items:						
	Box No. I Basis of the report					
		Box No. II	Priority			
		Box No. III	Non-establishment of applicability	Non-establishment of opinion with regard to novelty, inventive step and industrial applicability  Lack of unity of invention		
		Box No. IV	Lack of unity of inves			
	$\boxtimes$	Box No. V	Reasoned statement under Article 35(2) with regard to novelty, inventive step and indust applicability; citations and explanations supporting such statement			
	Box No. VI Certain documents cite			ed		
Box No. VII Certain defects in the inte			Certain defects in the	international application	cation	
		Box No. VIII	Certain observations on the international application			
4.	4. The International Bureau will communicate this report to designated Offices in accordance with Rules 44 <i>bis</i> .3(c) and 93 <i>bis</i> .1 but not, except where the applicant makes an express request under Article 23(2), before the expiration of 30 months from the priority date (Rule 44 <i>bis</i> .2).					
				Date of issuance of 07 November 20		
The International Bureau of WIPO			reau of WIPO	Authorized officer		

Fiona Doherty

e-mail pct.team4@wipo.int

34, chemin des Colombettes

1211 Geneva 20, Switzerland

#### PATENT COOPERATION TREATY

From the	ATENT COOLE	CATION TRE			
To: JUAN PABLO RAMIREZ	RITY	PCT  WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY			
#7100 131 ST ST. PALOS HEIGHTS, IL 60463 US					
			(PCT Rule 43bis.1)		
		Date of mailing (day/month/year)	SEP 28 2023		
Applicant's or agent's file reference SLFA		FOR FURTHER	ACTION See paragraph 2 below		
International application No.	International filing date	(day/month/year)	Priority date (day/month/year)		
·	02 May 2023		11 May 2022		
International Patent Classification (IPC) or IPC(8) - INV G06F 7/575; G06F ADD G06F 7/556; G06F CPC - INV G06F 7/575; G06F ADD G06F 7/556; G06F	7/505 (2023.01) 7/42 (2023.01) 7/505 (2023.08)	ion and IPC	· · · · · · · · · · · · · · · · · · ·		
Applicant RAMIREZ, JUAN PABLO	<u>`</u> <u></u>				
This opinion contains indications relat	ing to the following iten	ns:	× ×		
Box No. I Basis of the opir	nion				
Box No. II Priority			•		
	ent of opinion with regar	rd to novelty, inventi	ve step and industrial applicability		
Box No. IV Lack of unity of	invention				
	ent under Rule 43 <i>bis</i> .1(a planations supporting su		velty, inventive step and industrial applicability;		
Box No. VI Certain document	nts cited		•		
Box No. VII Certain defects i	in the international appli	cation			
Box No. VIII Certain observat	tions on the international	application			
2. FURTHER ACTION					
International Preliminary Examining A	Authority ("IPEA") except the chosen IPEA has n	pt that this does not a otified the Internatio	be considered to be a written opinion of the apply where the applicant chooses an Authority and Bureau under Rule 66.1 bis(b) that written		
If this opinion is, as provided above, considered to be a written opinion of the IPEA, the applicant is invited to submit to the IPEA a written reply together, where appropriate, with amendments, before the expiration of 3 months from the date of mailing of Form PCT/ISA/220 or before the expiration of 22 months from the priority date, whichever expires later.					
For further options, see Form PCT/ISA	A/22U.				

Name and mailing address of the ISA/	Date of completion of this opinion	Authorized officer
Mail Stop PCT, Attn: ISA/US Commissioner for Patents P.O. Box 1450, Alexandria, VA 22313-1450 Facsimile No. 571-273-8300	23 August 2023	Taina Matos PCT Helpdesk: 571-272-4300 Telephone No. 571-272-4300

# WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY

International application No.

PCT/US2023/066525

Box No. I Basis of this opinion							
1. With regard to the language, this opinion has been established on the basis of:							
the international application in the language in which it was filed.							
a translation of the international application into furnished for the purposes of international search (Rules 12.3(a) and 23.1(b)).	which is the language of a translation						
infinited for the purposes of international scalen (Rules 12.3(a) and 23.1(b)).	•						
2. This opinion has been established taking into account the rectification of an this Authority under Rule 91 (Rule 43bis.1(b)).	This opinion has been established taking into account the <b>rectification of an obvious mistake</b> authorized by or notified to this Authority under Rule 91 (Rule 43 <i>bis</i> .1(b)).						
3. With regard to any nucleotide and/or amino acid sequence disclosed in the in established on the basis of a sequence listing:	With regard to any nucleotide and/or amino acid sequence disclosed in the international application, this opinion has been established on the basis of a sequence listing:						
a. forming part of the international application as filed.	a forming part of the international application as filed.						
b. furnished subsequent to the international filing date for the purposes of	of international search (Rule 13ter.1(a)),						
accompanied by a statement to the effect that the sequence list international application as filed.	accompanied by a statement to the effect that the sequence listing does not go beyond the disclosure in the international application as filed.						
4. With regard to any nucleotide and/or amino acid sequence disclosed in the inte	ernational application, this opinion has been						
established to the extent that a meaningful opinion could be formed without a W listing.							
5. Additional comments:							
	·						
, , , , , , , , , , , , , , , , , , ,	,						
	•						
	·						

## WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY

International application No. PCT/US2023/066525

Box	No. V	Reasoned statement un citations and explanati			, inventive step and industrial applic	ability;
1.	Statemen	nt				,
	Nove	lty (N)	Claims	1-15	,	YES
			Claims	None	,	NO
	Inven	ntive step (IS)	Claims	1-15		YES
			Claims	None		NO
	Indus	strial applicability (IA)	Claims	1-15	1	YES
			Claims	None	· •	NO
	. •	•				

#### 2. Citations and explanations:

Claims 1-15 meet the criteria set out in PCT Article 33(2)-(3), because the prior art does not teach or fairly suggest:

Regarding claim 1, the prior art of record, individually or in combination, does not teach or fairly suggest a linear fast adder for an Arithmetic Logic Unit (ALU), the adder comprising: a) a four-bit adder component comprising a plurality of logic gates comprising at least sixteen AND gates, four XOR gates; and b) a plurality of one-bit registers; wherein the four-bit adder is configured with a, linear area, linear complexity and a logarithmic delay; and wherein the four-bit adder has a constant gate depth thereby resulting in constant power dissipation.

Claims 2-15 depend from claim 1, and therefore meet the criteria set out in PCT Article 33(2)-(3) for at least the same reasons as claim 1.

The prior art teaches some of the concepts and/or aspects of the claim limitations as shown below, but does not teach the claim limitations in their entirety and as specifically recited in each of the claims, nor would it have been obvious to one of ordinary skill in the art to combine the prior art references to achieve the claim in its entirety:

Freeman (US 4,377,807 A) teaches a four-bit adder comprising two AND gates (see Fig. 3, col. 3, lines 35-65, four-bit adder 60, with AND gates 94 & 98). Freeman fails to teach a four-bit adder component comprising a plurality of logic gates comprising at least sixteen AND gates, four XOR gates; a plurality of one-bit registers; wherein the four-bit adder is configured with a, linear area, linear complexity and a logarithmic delay; and wherein the four-bit adder has a constant gate depth thereby resulting in constant power dissipation.

Flahie (US 5,912,832 A) teaches a 4 x 4 bit fast multiplier comprising a plurality of AND gates (see Fig. 14, col. 7, lines 1-50, 4 x 4 bit fast multiplier CHA, with 16 AND gates 104). Flahie fails to teach a four-bit adder component comprising at least four XOR gates; a plurality of one-bit registers; wherein the four-bit adder is configured with a, linear area, linear complexity and a logarithmic delay; and wherein the four-bit adder has a constant gate depth thereby resulting in constant power dissipation.

Nagendra teaches linear fast adder (see Pages 2-3, which teach that logic circuits designed for speed, such as a 32 bit adder, are faster and more complex, and general consume more area and power). Nagendra also teaches that (CMOS technology reduces power dissipation, see pages 7-9). Nagendra also teaches a variety of gate depth configurations (see pages 10-11). Nagendra fails to teach a four-bit adder component comprising at least 16 AND gates; four XOR gates; a plurality of one-bit registers; wherein the four-bit adder is configured with a, linear area, linear complexity and a logarithmic delay; and wherein the four-bit adder has a constant gate depth thereby resulting in constant power dissipation.

Dungavath teaches a variety of configurations of high-speed, low power consumption adders (see Dungavath, pages 2-4, 7, 12-13, 18 & 24-26). Dungavath fails to teach a four-bit adder component comprising at least 16 AND gates; four XOR gates; a plurality of one-bit registers; wherein the four-bit adder is configured with a, linear area, linear complexity and a logarithmic delay; and wherein the four-bit adder has a constant gate depth thereby resulting in constant power dissipation.

Claims 1-15 meet the criteria set out in PCT Article 33(4), and thus have industrial applicability because the subject matter claimed can be made or used in industry.